Programmable learning data size is up to 1024 samples depend on FPGA type
Options to choose up to 1024 attributes per sample for learning.
Programmable k value of K-NN from 1 to 15.
AIRIS Labs AI KNN support Euclidean, Manhattan and Hamming distance calculation. .
Utilize high speed communication of direct writing. Optional SPI interface
Design is tested in Xilinx, Intel and Efinix FPGA boards
| FPGA | FPGA Series | Frequency | Utilization |
|---|---|---|---|
| Intel Cyclone 5 | 5CGXFC9E6F31C | 26 MHz | 23% ALM utilization, 68% memory utilization after place and route |
| Intel Cyclone 10 GX | 10CX220YU484E5G | 48 MHz | 31% logic elements utilization, 71% memory utilization |
| Intel Arria 5 | 5AGXBB1D4F31C | 35 MHz | 22% logic elements utilization, 55% memory utilization |
| Intel Arria 10 | 10AS066H2F34E2LG | 40 MHz | 9.9% logic elements utilization, 20% memory utilization |
| Intel Stratix 4 | EP4SE820F43I | 27 MHz | 4% logic elements utilization, 36% memory utilization |
| Intel Stratix 5 | 5SGSMD5H3F35C | 39 MHz | 15% logic elements utilization, 21% memory utilization |
| Intel Stratix 10 | 1SX280LN3F43E1VG | 58 MHz | 3% logic elements utilization, 4% memory utilization |
| Xilinx Kintex 7 | xc7k160tfbg484-3 | 47 MHz | 36% LUT, 6% FF, 75% BRAM utilization after place and route |
| Xilinx Zynq 7000 | xa7z030fbg484-1I | 35 MHz | 47% LUT, 8% FF, 92% BRAM utilization after place and route |
| Xilinx Artix 7 | xc7a200tfbg484-3 | 33 MHz | 28% LUT, 5% FF, 67% BRAM utilization after place and route |
AIRIS LABS SDN BHD
(202001015529)
I2U building, Sains@USM
10, Persiaran Bukit Jambul,
11900 Bayan Lepas,
Penang, Malaysia
© Copyright 2020 AIRIS Labs - All Rights Reserved